- Joined on Jun 20, 2018
stefan pushed to devel at stefan/kyupy
-
c4aecbd6c9 skywater 130nm tech library
-
25ff1fb2dc fixups for empty standard cells
- Compare 2 commits »
2 weeks ago
stefan pushed to devel at stefan/kyupy
-
3700ae9b33 need 3.12 for generic types
-
df695e0aa1 for release 0.0.6
- Compare 2 commits »
5 months ago
stefan pushed tag v0.0.6 to stefan/kyupy
5 months ago
stefan pushed to devel at stefan/kyupy
-
a28128830d beginning simple always block parsing in verilog
5 months ago
stefan pushed to devel at stefan/kyupy
-
f0d74777af add dff to techlib
-
3848665533 ignore more generated python files
-
541cccd756 fix sim model for PO that also drive further logic
- Compare 3 commits »
6 months ago
stefan pushed to devel at stefan/kyupy
-
fed66f85cb fix oob in test
-
2eb10f83b0 add pytest dev dependency
- Compare 2 commits »
6 months ago
stefan pushed to devel at stefan/kyupy
-
dd4e5c861a fix sim model generation for circuits with dangling nodes
6 months ago
stefan pushed to devel at stefan/kyupy
-
9cebbcce8f support for storing responses separately
6 months ago
stefan pushed to devel at stefan/kyupy
-
31434cfd51 4v sim, fixed 6v sim, better testing
-
ce94210b52 adding more types
- Compare 2 commits »
6 months ago