stefan
/
kyupy
2
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
A python module for parsing, processing, and simulating gate-level circuits.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
125 Commits
2 Branches
4 Tags
60 MiB
 
 
 
Tree: d8f605a47a
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'd8f605a47a'
${ noResults }
kyupy/tests
Stefan Holst 5a693f7b9b
preserve node order during resolve 		1 year ago
..
__init__.py Project Import 4 years ago
b01.bench Project Import 4 years ago
b01.v Project Import 4 years ago
b14.sdf.gz updated b14 benchmark, update wavesim capture api, expand usage examples 4 years ago
b14.stuck.stil.gz updated b14 benchmark, update wavesim capture api, expand usage examples 4 years ago
b14.transition.stil.gz updated b14 benchmark, update wavesim capture api, expand usage examples 4 years ago
b14.v.gz updated b14 benchmark, update wavesim capture api, expand usage examples 4 years ago
b15_2ig.sa_nf.stil.gz new into demo 2 years ago
b15_2ig.sdf.gz new into demo 2 years ago
b15_2ig.tf_nf.stil.gz new into demo 2 years ago
b15_2ig.v.gz doc improvements 2 years ago
b15_4ig.sdf.gz doc improvements 2 years ago
b15_4ig.v.gz doc improvements 2 years ago
conftest.py random sampling of delays 2 years ago
gates.sdf Project Import 4 years ago
gates.v Project Import 4 years ago
test_bench.py interface -> io_nodes, io_loc fix 2 years ago
test_circuit.py preserve node order during resolve 1 year ago
test_logic.py support more cells in logic sim 2 years ago
test_logic_sim.py fix simprim cells, add saed90 1 year ago
test_sdf.py add latch, fix xor delays, improve test 1 year ago
test_stil.py faster logic sim, removing MVArray, BPArray 2 years ago
test_verilog.py support concat, bus select, ISOL cells 2 years ago
test_wave_sim.py wsa accumulation in wavesim 2 years ago