2020-10-29 12:10:43 +09:00
2020-10-29 12:10:43 +09:00
S
Description
A python module for parsing, processing, and simulating gate-level circuits.
61 MiB
0 Stars 2 Watchers 0 Forks
Languages
Python 93.7%
Verilog 3.9%
Coq 2.4%