This website requires JavaScript.
Explore
Help
Sign In
stefan
/
kyupy
Watch
2
Star
0
Fork
0
Code
Issues
Pull Requests
Releases
Wiki
Activity
1
Commit
2
Branches
6
Tags
7a6ab750ca85d30bc46cb69a991430f0124cd746
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
s-holst
7a6ab750ca
Initial commit
2020-10-29 12:10:43 +09:00
LICENSE
Initial commit
2020-10-29 12:10:43 +09:00
S
Description
A python module for parsing, processing, and simulating gate-level circuits.
61
MiB
0
Stars
2
Watchers
0
Forks
Languages
Python
93.7%
Verilog
3.9%
Coq
2.4%