A python module for parsing, processing, and simulating gate-level circuits.

You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: 0251d66d28

devel

main

v0.0.1

v0.0.2

v0.0.3

v0.0.4

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '0251d66d28'

${ noResults }

kyupy/src/kyupy

History

Stefan Holst 0251d66d28 make circuit pickable and comparable		4 years ago
..
__init__.py	docs for numba and cuda	4 years ago
bench.py	TechLib class, remove unnecessary .index	4 years ago
circuit.py	make circuit pickable and comparable	4 years ago
logic.py	initial letch support, fix capture in logic sim	4 years ago
logic_sim.py	initial letch support, fix capture in logic sim	4 years ago
sdf.py	fix ff annotation	4 years ago
stil.py	fix parsing older stil files	4 years ago
techlib.py	initial letch support, fix capture in logic sim	4 years ago
verilog.py	doc and indent fix	4 years ago
wave_sim.py	TechLib class, remove unnecessary .index	4 years ago