Tree: f04f1b0012

devel

main

v0.0.1

v0.0.2

v0.0.3

v0.0.4

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'f04f1b0012'

${ noResults }

Commit Graph

4 Commits (f04f1b0012e5680791b06c1f7ba47bc00befc456)

Author	SHA1	Message	Date
stefan	63c0b48537	bump	2 years ago
Stefan Holst	840b816804	Circuit pickle, STIL/SDF/techlib fixes, sdata ... - fix pin indices for various SC lib variants - SDF annotation improvements - STIL loading improvements - Support for per-simulation parameters in WaveSim - Circuit is now pickleable and comparable	2 years ago
Stefan Holst	163b348a0c	year bump	2 years ago
Stefan Holst	c9445f2d79	Docs, __index__, fault injection and TechLib ... - Documentation improvements - Node and Line objects now provide __index__ - LogicSim cleanup and improvements (inject_cb, cycle, ...) - Introduce TechLib class to organize tech-specific info - More human-readable output - De-linting	4 years ago
Stefan Holst	3a5a3c128b	year bump	4 years ago
Stefan Holst	08a22cf251	move sources to src, add package info and release 0.0.1	4 years ago
s-holst	7a6ab750ca	Initial commit	4 years ago