Tree: 9bda7a4c57

devel

main

v0.0.1

v0.0.2

v0.0.3

v0.0.4

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '9bda7a4c57'

${ noResults }

Commit Graph

6 Commits (9bda7a4c578b0d6a09656d179157c16c19a100a6)

Author	SHA1	Message	Date
Stefan Holst	7bfc02e683	more on-gpu code, bump python requirement	2 years ago
Stefan Holst	840b816804	Circuit pickle, STIL/SDF/techlib fixes, sdata ... - fix pin indices for various SC lib variants - SDF annotation improvements - STIL loading improvements - Support for per-simulation parameters in WaveSim - Circuit is now pickleable and comparable	2 years ago
Stefan Holst	387c436207	fix tests, version bump	3 years ago
Stefan Holst	c9445f2d79	Docs, __index__, fault injection and TechLib ... - Documentation improvements - Node and Line objects now provide __index__ - LogicSim cleanup and improvements (inject_cb, cycle, ...) - Introduce TechLib class to organize tech-specific info - More human-readable output - De-linting	4 years ago
Stefan Holst	0bad95e94e	LogicSim clean-up and new fault injection facility. version bump.	4 years ago
Stefan Holst	64e1de396f	New m-valued logic arrays, documentation, 0.0.2 ... - MVArray for multi-valued logic - BPArray for bit-parallel storage layout - Started documenting with Sphinx - Migrated simulators to new BPArray	4 years ago
Stefan Holst	7f035c1ac5	Migration to new logic value representation	4 years ago
Stefan Holst	cff18e0915	start documentation	4 years ago
Stefan Holst	08a22cf251	move sources to src, add package info and release 0.0.1	4 years ago