 Stefan Holst
|
7bcfbf502b
|
Documentation, cleanup, multi-valued logic
|
2020-12-20 17:44:04 +09:00 |
|
|
Stefan Holst
|
5830608527
|
Documenting circuit module
|
2020-12-18 21:14:00 +09:00 |
|
|
Stefan Holst
|
cff18e0915
|
start documentation
|
2020-12-15 19:20:30 +09:00 |
|
|
Stefan Holst
|
a77ac4a397
|
start designing new data structures for m-valued logic
|
2020-12-14 14:06:18 +09:00 |
|
|
Stefan Holst
|
08a22cf251
|
move sources to src, add package info and release 0.0.1
v0.0.1
|
2020-12-04 17:58:33 +09:00 |
|
|
Stefan Holst
|
765cb70ca3
|
add logic depth example
|
2020-12-03 12:15:35 +09:00 |
|
|
Stefan Holst
|
e6ae009969
|
updated b14 benchmark, update wavesim capture api, expand usage examples
|
2020-11-29 22:32:47 +09:00 |
|
|
Stefan Holst
|
e1101b5b70
|
fix loading of stuck-at fault patterns, support ibuff cell
|
2020-11-29 14:50:16 +09:00 |
|
|
Stefan Holst
|
6bba7ac359
|
support for stripping forks and memory re-use in wavesim.
|
2020-11-28 10:39:13 +09:00 |
|
|
Stefan Holst
|
1af346c97a
|
overflow notification and wavecap statistics on GPU
|
2020-11-23 15:11:42 +09:00 |
|
|
Stefan Holst
|
3ad95153ab
|
support more SAED cells, improve verilog parsing, fix inspection warnings
|
2020-11-23 14:18:27 +09:00 |
|
|
Stefan Holst
|
0c5a7f56e1
|
Project Import
|
2020-10-29 16:45:33 +09:00 |
|
|
s-holst
|
7a6ab750ca
|
Initial commit
|
2020-10-29 12:10:43 +09:00 |
|