Tree: 371bc906b3

devel

main

v0.0.1

v0.0.2

v0.0.3

v0.0.4

v0.0.5

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '371bc906b3'

${ noResults }

Commit Graph

4 Commits (371bc906b330bf292b1cccb0b6fbe81caba5c0df)

Author	SHA1	Message	Date
Stefan Holst	9f9902c613	remove _static	2 years ago
Stefan Holst	351d809306	for release 0.0.4 ... - Circuit: is now pickleable and comparable - Circuit: utilities for locating/indexing io-ports - Verilog: parser fixes, support yosys-style verilog - SDF: parser fixes, full XOR support - STIL: parser fixes - Simulators: faster, up to 4-input cells, pickleable - WaveSim: WSA calculation support - WaveSim: Per-simulation parameters and delays - Logic: Data are now raw numpy arrays - Logic: More tools for bit-packing - Added DEF parser - Better techlib support for NanGate, SAED, GSC180 - Tests and docs improvements	2 years ago
Stefan Holst	e6a0d59d44	def-file docs	2 years ago
Stefan Holst	35e727e714	better docs, new techlib as default, fix tests	2 years ago
Stefan Holst	f4d875f7e5	docs	2 years ago
Stefan Holst	0968cb451e	docs, fix stil unassigned, fix io_locs for busses	2 years ago
stefan	6520ee23ef	cleanup and new intro notebook	3 years ago
Stefan Holst	c9445f2d79	Docs, __index__, fault injection and TechLib ... - Documentation improvements - Node and Line objects now provide __index__ - LogicSim cleanup and improvements (inject_cb, cycle, ...) - Introduce TechLib class to organize tech-specific info - More human-readable output - De-linting	5 years ago
Stefan Holst	3a5a3c128b	year bump	5 years ago
Stefan Holst	ee30898cef	docs for numba and cuda	5 years ago
Stefan Holst	62cf56e98a	TechLib class, remove unnecessary .index	5 years ago
Stefan Holst	dc003fa624	documentation improvements	5 years ago
Stefan Holst	8b5a71f498	documentation improvements	5 years ago
Stefan Holst	18c17b5f76	more docs and reprs	5 years ago
Stefan Holst	64e1de396f	New m-valued logic arrays, documentation, 0.0.2 ... - MVArray for multi-valued logic - BPArray for bit-parallel storage layout - Started documenting with Sphinx - Migrated simulators to new BPArray	5 years ago
Stefan Holst	7bcfbf502b	Documentation, cleanup, multi-valued logic	5 years ago
Stefan Holst	5830608527	Documenting circuit module	5 years ago
Stefan Holst	cff18e0915	start documentation	5 years ago