stefan
/
kyupy
2
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
A python module for parsing, processing, and simulating gate-level circuits.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
7 Commits
2 Branches
5 Tags
61 MiB
 
 
 
Tree: e6ae009969
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'e6ae009969'
${ noResults }
kyupy/kyupy
Stefan Holst e6ae009969
updated b14 benchmark, update wavesim capture api, expand usage examples 		5 years ago
..
__init__.py support more SAED cells, improve verilog parsing, fix inspection warnings 5 years ago
bench.py Project Import 5 years ago
bittools.py Project Import 5 years ago
circuit.py Project Import 5 years ago
logic_sim.py fix loading of stuck-at fault patterns, support ibuff cell 5 years ago
packed_vectors.py Project Import 5 years ago
saed.py support more SAED cells, improve verilog parsing, fix inspection warnings 5 years ago
sdf.py support more SAED cells, improve verilog parsing, fix inspection warnings 5 years ago
stil.py updated b14 benchmark, update wavesim capture api, expand usage examples 5 years ago
verilog.py support more SAED cells, improve verilog parsing, fix inspection warnings 5 years ago
wave_sim.py updated b14 benchmark, update wavesim capture api, expand usage examples 5 years ago
wave_sim_cuda.py updated b14 benchmark, update wavesim capture api, expand usage examples 5 years ago