A python module for parsing, processing, and simulating gate-level circuits.
				
			 
			
		 
		
		
		
		
		
		
			You can not select more than 25 topics
			Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
		
		
		
		
		
			
	
		
			
				
					
						
							 
							Stefan Holst
						
					
					
						35e727e714
						
					
					
					
					better docs, new techlib as default, fix tests
						
					
				
			 | 
			2 years ago | 
		
	
	
		
			
				| .. | 
			
		
		
			
			
			
			
				| 
					
						
							
								
								__init__.py
							
						
					
				 | 
				
					
						
							
							Project Import
						
					
				 | 
				5 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b01.bench
							
						
					
				 | 
				
					
						
							
							Project Import
						
					
				 | 
				5 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b01.v
							
						
					
				 | 
				
					
						
							
							Project Import
						
					
				 | 
				5 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b14.sdf.gz
							
						
					
				 | 
				
					
						
							
							updated b14 benchmark, update wavesim capture api, expand usage examples
						
					
				 | 
				5 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b14.stuck.stil.gz
							
						
					
				 | 
				
					
						
							
							updated b14 benchmark, update wavesim capture api, expand usage examples
						
					
				 | 
				5 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b14.transition.stil.gz
							
						
					
				 | 
				
					
						
							
							updated b14 benchmark, update wavesim capture api, expand usage examples
						
					
				 | 
				5 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b14.v.gz
							
						
					
				 | 
				
					
						
							
							updated b14 benchmark, update wavesim capture api, expand usage examples
						
					
				 | 
				5 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b15_2ig.sa_nf.stil.gz
							
						
					
				 | 
				
					
						
							
							new into demo
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b15_2ig.sdf.gz
							
						
					
				 | 
				
					
						
							
							new into demo
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b15_2ig.tf_nf.stil.gz
							
						
					
				 | 
				
					
						
							
							new into demo
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b15_2ig.v.gz
							
						
					
				 | 
				
					
						
							
							doc improvements
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b15_4ig.sdf.gz
							
						
					
				 | 
				
					
						
							
							doc improvements
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								b15_4ig.v.gz
							
						
					
				 | 
				
					
						
							
							doc improvements
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								conftest.py
							
						
					
				 | 
				
					
						
							
							better docs, new techlib as default, fix tests
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								gates.sdf
							
						
					
				 | 
				
					
						
							
							Project Import
						
					
				 | 
				5 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								gates.v
							
						
					
				 | 
				
					
						
							
							Project Import
						
					
				 | 
				5 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								rng_haltonBase2.synth_yosys.v
							
						
					
				 | 
				
					
						
							
							better docs, new techlib as default, fix tests
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								test_bench.py
							
						
					
				 | 
				
					
						
							
							interface -> io_nodes, io_loc fix
						
					
				 | 
				3 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								test_circuit.py
							
						
					
				 | 
				
					
						
							
							fix test
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								test_logic.py
							
						
					
				 | 
				
					
						
							
							support more cells in logic sim
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								test_logic_sim.py
							
						
					
				 | 
				
					
						
							
							fix simprim cells, add saed90
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								test_sdf.py
							
						
					
				 | 
				
					
						
							
							better docs, new techlib as default, fix tests
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								test_stil.py
							
						
					
				 | 
				
					
						
							
							better docs, new techlib as default, fix tests
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								test_verilog.py
							
						
					
				 | 
				
					
						
							
							better docs, new techlib as default, fix tests
						
					
				 | 
				2 years ago | 
			
		
			
			
			
			
				| 
					
						
							
								
								test_wave_sim.py
							
						
					
				 | 
				
					
						
							
							better docs, new techlib as default, fix tests
						
					
				 | 
				2 years ago |