stefan
/
kyupy
2
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
A python module for parsing, processing, and simulating gate-level circuits.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
172 Commits
2 Branches
4 Tags
60 MiB
 
 
 
Tree: e64845e8c0
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'e64845e8c0'
${ noResults }
kyupy/tests
Stefan Holst deb4599206
fix tests 		7 months ago
..
__init__.py Project Import 4 years ago
b01.bench Project Import 4 years ago
b01.v Project Import 4 years ago
b15_2ig.sa_nf.stil.gz new into demo 1 year ago
b15_2ig.sdf.gz new into demo 1 year ago
b15_2ig.tf_nf.stil.gz new into demo 1 year ago
b15_2ig.v.gz doc improvements 1 year ago
b15_4ig.sa_rf.stil.gz alap toposort, improve tests 1 year ago
b15_4ig.sdf.gz doc improvements 1 year ago
b15_4ig.v.gz doc improvements 1 year ago
conftest.py mux21 in 6v logic sim, more test fixtures 7 months ago
gates.sdf cond in sdf parser. ignored for now. 1 year ago
gates.v cond in sdf parser. ignored for now. 1 year ago
rng_haltonBase2.synth_yosys.v better docs, new techlib as default, fix tests 1 year ago
test_bench.py interface -> io_nodes, io_loc fix 2 years ago
test_circuit.py types, perf op growing list, keep s_nodes 1 year ago
test_logic.py support more cells in logic sim 1 year ago
test_logic_sim.py mux21 in 6v logic sim, more test fixtures 7 months ago
test_sdf.py cond in sdf parser. ignored for now. 1 year ago
test_stil.py better docs, new techlib as default, fix tests 1 year ago
test_verilog.py cond in sdf parser. ignored for now. 1 year ago
test_wave_sim.py fix tests 7 months ago