stefan
/
kyupy
2
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
A python module for parsing, processing, and simulating gate-level circuits.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
106 Commits
2 Branches
4 Tags
60 MiB
 
 
 
Tree: c49667edc1
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'c49667edc1'
${ noResults }
kyupy/src/kyupy
Stefan Holst c49667edc1
remove old code, verilog positional pins 		1 year ago
..
__init__.py docs 1 year ago
bench.py doc improvements 1 year ago
circuit.py circuit node substitution 1 year ago
logic.py support more cells in logic sim 1 year ago
logic_sim.py sim support for remaining primitives 1 year ago
sdf.py doc improvements 1 year ago
sim.py sim support for remaining primitives 1 year ago
stil.py doc improvements 1 year ago
techlib.py remove old code, verilog positional pins 1 year ago
verilog.py remove old code, verilog positional pins 1 year ago
wave_sim.py docs 1 year ago