A python module for parsing, processing, and simulating gate-level circuits.

You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: 821ead0c7a

devel

main

v0.0.1

v0.0.2

v0.0.3

v0.0.4

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '821ead0c7a'

${ noResults }

kyupy/docs

History

Stefan Holst 351d809306 for release 0.0.4 ... - Circuit: is now pickleable and comparable - Circuit: utilities for locating/indexing io-ports - Verilog: parser fixes, support yosys-style verilog - SDF: parser fixes, full XOR support - STIL: parser fixes - Simulators: faster, up to 4-input cells, pickleable - WaveSim: WSA calculation support - WaveSim: Per-simulation parameters and delays - Logic: Data are now raw numpy arrays - Logic: More tools for bit-packing - Added DEF parser - Better techlib support for NanGate, SAED, GSC180 - Tests and docs improvements		1 year ago
..
Makefile	for release 0.0.4	1 year ago
circuit.rst	for release 0.0.4	1 year ago
conf.py	for release 0.0.4	1 year ago
index.rst	for release 0.0.4	1 year ago
logic.rst	for release 0.0.4	1 year ago
miscellaneous.rst	for release 0.0.4	1 year ago
parsers.rst	for release 0.0.4	1 year ago
simulators.rst	for release 0.0.4	1 year ago
techlib.rst	for release 0.0.4	1 year ago