stefan
/
kyupy
2
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
A python module for parsing, processing, and simulating gate-level circuits.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
196 Commits
2 Branches
6 Tags
61 MiB
 
 
 
Tree: 31434cfd51
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '31434cfd51'
${ noResults }
kyupy/tests
stefan 31434cfd51
4v sim, fixed 6v sim, better testing 		10 months ago
..
Makefile 4v sim, fixed 6v sim, better testing 10 months ago
__init__.py Project Import 6 years ago
all_kyupy_simprims.minimal.v 4v sim, fixed 6v sim, better testing 10 months ago
all_kyupy_simprims.v 4v sim, fixed 6v sim, better testing 10 months ago
b01.bench Project Import 6 years ago
b01.v Project Import 6 years ago
b15_2ig.sa_nf.stil.gz new into demo 3 years ago
b15_2ig.sdf.gz new into demo 3 years ago
b15_2ig.tf_nf.stil.gz new into demo 3 years ago
b15_2ig.v.gz doc improvements 3 years ago
b15_4ig.sa_rf.stil.gz alap toposort, improve tests 3 years ago
b15_4ig.sdf.gz doc improvements 3 years ago
b15_4ig.v.gz doc improvements 3 years ago
conftest.py mux21 in 6v logic sim, more test fixtures 2 years ago
gates.sdf cond in sdf parser. ignored for now. 3 years ago
gates.v cond in sdf parser. ignored for now. 3 years ago
kyupy_simprims.genlib new logic sim interface prototype, simprim lib and test 10 months ago
map_to_minimal.abc new logic sim interface prototype, simprim lib and test 10 months ago
minimal.genlib new logic sim interface prototype, simprim lib and test 10 months ago
rng_haltonBase2.synth_yosys.v better docs, new techlib as default, fix tests 3 years ago
test_bench.py interface -> io_nodes, io_loc fix 4 years ago
test_circuit.py euivalence test, op format doc 10 months ago
test_logic.py support more cells in logic sim 3 years ago
test_logic_sim.py 4v sim, fixed 6v sim, better testing 10 months ago
test_sdf.py cond in sdf parser. ignored for now. 3 years ago
test_stil.py better docs, new techlib as default, fix tests 3 years ago
test_verilog.py cond in sdf parser. ignored for now. 3 years ago
test_wave_sim.py fault injection for 4v sim, wave_sim test fix 11 months ago