Tree: d3d06722c1

devel

main

v0.0.1

v0.0.2

v0.0.3

v0.0.4

v0.0.5

v0.0.6

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'd3d06722c1'

${ noResults }

Commit Graph

3 Commits (d3d06722c134874515e622cc12e3035c8a2a04a1)

Author	SHA1	Message	Date
Stefan Holst	5ac21edbb1	migrate readme to markdown	6 months ago
Stefan Holst	351d809306	for release 0.0.4 ... - Circuit: is now pickleable and comparable - Circuit: utilities for locating/indexing io-ports - Verilog: parser fixes, support yosys-style verilog - SDF: parser fixes, full XOR support - STIL: parser fixes - Simulators: faster, up to 4-input cells, pickleable - WaveSim: WSA calculation support - WaveSim: Per-simulation parameters and delays - Logic: Data are now raw numpy arrays - Logic: More tools for bit-packing - Added DEF parser - Better techlib support for NanGate, SAED, GSC180 - Tests and docs improvements	3 years ago
Stefan Holst	0968cb451e	docs, fix stil unassigned, fix io_locs for busses	3 years ago
Stefan Holst	64e1de396f	New m-valued logic arrays, documentation, 0.0.2 ... - MVArray for multi-valued logic - BPArray for bit-parallel storage layout - Started documenting with Sphinx - Migrated simulators to new BPArray	6 years ago
Stefan Holst	cff18e0915	start documentation	6 years ago