Tree: ca25942b27

devel

main

v0.0.1

v0.0.2

v0.0.3

v0.0.4

v0.0.5

v0.0.6

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'ca25942b27'

${ noResults }

Commit Graph

8 Commits (ca25942b2707467da7d575476ddb5295569babdf)

Author	SHA1	Message	Date
Stefan Holst	f0b55eed27	version bump	7 months ago
Stefan Holst	3700ae9b33	need 3.12 for generic types	7 months ago
Stefan Holst	20cf441abb	add doc gen dependencies	7 months ago
Stefan Holst	5ac21edbb1	migrate readme to markdown	7 months ago
Stefan Holst	2eb10f83b0	add pytest dev dependency	7 months ago
Stefan Holst	469dc18aa9	lark dependency update	8 months ago
stefan	33addab141	fix output with newest numpy	8 months ago
Stefan Holst	aea633ac8d	for release 0.0.5 ... * Techlib: fix NanGate variants * Circuit: more visitor and manipulator utilities * mv_transition: produce stable values when arguments are UNASSIGNED * Verilog: better assign processing * STIL parsing improvements * SDF: conditional parsing (semantics ignored for now), better interconnect annotation, more robust name matching * sim: use ALAP topo-sort * logic_sim: improved fault injection, faster 6V sim * wave_sim: use correct thresholds for pulse filtering, partial delta-sim support, per-sim delay factor * log: fix limiter	1 year ago