Tree: 9f9902c613

devel

main

v0.0.1

v0.0.2

v0.0.3

v0.0.4

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '9f9902c613'

${ noResults }

Commit Graph

2 Commits (9f9902c6132ca845c7f7d14c441c7cc3a83da81f)

Author	SHA1	Message	Date
Stefan Holst	351d809306	for release 0.0.4 ... - Circuit: is now pickleable and comparable - Circuit: utilities for locating/indexing io-ports - Verilog: parser fixes, support yosys-style verilog - SDF: parser fixes, full XOR support - STIL: parser fixes - Simulators: faster, up to 4-input cells, pickleable - WaveSim: WSA calculation support - WaveSim: Per-simulation parameters and delays - Logic: Data are now raw numpy arrays - Logic: More tools for bit-packing - Added DEF parser - Better techlib support for NanGate, SAED, GSC180 - Tests and docs improvements	1 year ago
Stefan Holst	0c5a7f56e1	Project Import	4 years ago