Tree: 3193df726f

devel

main

v0.0.1

v0.0.2

v0.0.3

v0.0.4

v0.0.5

v0.0.6

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '3193df726f'

${ noResults }

Commit Graph

4 Commits (3193df726f0f69951e20baf2fd99fc3aab60523b)

Author	SHA1	Message	Date
Stefan Holst	d247115744	for release 0.0.6 ... - sim: added LogicSim2V, LogicSim4V, LogicSim6V (faster and simpler API) - sim: fixed model for: many-input gates in bench; dangling nodes; POs that drive further logic - Circuit: dot output fix and better style, fixed equivalence check of lines and nodes. - Techlib: Added KYUPY library with supported simulation primitives for debug and testing - tests: fixed and added more for better coverage - more type annotations - updated project config and dependencies for better uv experience, newer lark, newer numpy	1 week ago
Stefan Holst	64e1de396f	New m-valued logic arrays, documentation, 0.0.2 ... - MVArray for multi-valued logic - BPArray for bit-parallel storage layout - Started documenting with Sphinx - Migrated simulators to new BPArray	5 years ago
Stefan Holst	08a22cf251	move sources to src, add package info and release 0.0.1	5 years ago
Stefan Holst	0c5a7f56e1	Project Import	5 years ago