for release 0.0.6
- sim: added LogicSim2V, LogicSim4V, LogicSim6V (faster and simpler API) - sim: fixed model for: many-input gates in bench; dangling nodes; POs that drive further logic - Circuit: dot output fix and better style, fixed equivalence check of lines and nodes. - Techlib: Added KYUPY library with supported simulation primitives for debug and testing - tests: fixed and added more for better coverage - more type annotations - updated project config and dependencies for better uv experience, newer lark, newer numpy
This commit is contained in:
1 parent
55d62ff354
commit
d247115744
29 files changed
+2031
-914
No files matched your search
+1
-1
@@ -1,4 +1,4 @@
|
||||
# pip install sphinx sphinx-rtd-theme
|
||||
# pip install sphinx sphinx-rtd-theme myst-parser
|
||||
#
|
||||
# Minimal makefile for Sphinx documentation
|
||||
#
|
||||
|
||||
Reference in new issue
Block a user