beginning simple always block parsing in verilog
This commit is contained in:
1 parent
20cf441abb
commit
a28128830d
2 files changed
+10
-1
No files matched your search
@@ -1,3 +1,5 @@
|
||||
# abc -f map_to_minimal.abc
|
||||
|
||||
read kyupy_simprims.genlib
|
||||
read -m all_kyupy_simprims.v
|
||||
fraig
|
||||
|
||||
Reference in new issue
Block a user